개인구독
소속 기관이 없으신 경우, 개인 정기구독을 하시면 저렴하게
논문을 무제한 열람 이용할 수 있어요.
지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- Korean Institute of Information Scientists and Engineers Journal of Electrical Engineering and Information Science Journal of Electrical Engineering and Information Science Vol.3 No.1
- 발행연도
- 1998.2
- 수록면
- 28 - 35 (8page)
이용수
초록· 키워드
오류제보하기
In this paper, an NxN input-buffered crosspoint packet switch which selects a Head Of the Line, HOL, packet in contention randomly is analyzed with a new approach. The approach is based on both a Markov chain representation of the input buffer and the probability that a HOL packet is successfully served. The probability as a function of N is derived, and it makes it possible to express the average packet delay and the average number of packets in the buffer as a function of N. The contention resolution policy based on the occupancy of the input buffer is also presented and analyzed with this same approach and the relationship between two selection policies is analyzed in terms of the occupancy of the input buffer.
목차
Abstract
Ⅰ. Introduction
Ⅱ. Switch Architectures and Arbitration polices
Ⅲ. Analytical Model
Ⅳ. Simulation and Discussion
Ⅴ. Conclusion
References
저자소개
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
The Performance Analysis on the Contention Resolution Policies of Input-buffered Crosspoint Packet Switch
한국정보기술학회논문지
2003 .09
-
The Performance Comparison for the Contention Resolution Policies of the Input-buffered Crosspoint Packet Switch
Journal of Electrical Engineering and information Science
1998 .02
-
The Analysis of the High Speed Contention Resolution Policy on a Crosspoint Matrix Switch
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
1997 .01
-
2Ⅹ2 Switched Multi-Buffer Delay Lines As a Contention Resolution Device
한국통신학회 학술대회논문집
1996 .01
-
Effect of External Queues on the Packet-Loss Probability for Buffered Packet-Switching Networks
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1994 .01
-
A Packet Buffer Management for Increasing Performance in WiMedia WLP-based Networks
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2014 .06
-
Multicast Output-buffered ATM Switch with Tandem Crosspoints
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2003 .07
-
버퍼의 점유도에 기초한 입력버퍼 ATM 스위치의 경합제어 방식 ( A contention resolution scheme based on the buffer occupancy for the input - buffer ATM switch )
전자공학회논문지-S
1997 .01
-
A Study on Contention Window Size for Better Packet Transmission
한국통신학회 학술대회논문집
2018 .01
-
Packet Loss Probability Characteristics of Optical Output Buffers Used in a Large Capacity Time-Wavelength Hybrid Optical Packet Switching System
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
패킷 교환망에서 Routing방식 및 Buffer 크기 설정에 관한 비교 연구 ( A Study on Routing Algorithms and Buffer Sizing for Packet Switched Networks )
대한전자공학회 학술대회
1982 .01
-
Grant-Aware Scheduling Algorithm for VOQ-Based Input-Buffered Packet Switches
[ETRI] ETRI Journal
2018 .05
-
Simulation Study : Performance Evaluation of a Shared Buffer Memory Switch with Output Buffers
ICEIC : International Conference on Electronics, Informations and Communications
1998 .01
-
Performance Analysis of Fast Packet Switch
대한산업공학회지
1996 .06
-
A Concentrator Based Optical Packet Switch Using a Distributed Optical Contention Resolution
한국통신학회 학술대회 및 강연회
1999 .04
-
네트워크-온-칩을 위한 동적 메모리 관리 방식의 패킷 버퍼
대한전자공학회 학술대회
2009 .07
-
Chip Implementation on High-Speed Packet Buffers in Network System
대한전자공학회 ISOCC
2013 .11
-
Accelerated Multi-Phase Packet Classification Architecture Using Internal Buffer
대한전자공학회 ISOCC
2006 .10
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2009-569-017765636