지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
이용수
Abstract
1. Introduction
2. Scheduling Constraints
3. Scheduling Algorithm
4. Experiments
5. Conclusion
References
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
Development of a Dynamically Reconfigurable Hardware Platform Using General-Purpose FPGAs
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
Development of a Run-Time Reconfigurable System using Partially Reconfigurable FPGA
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
Through Optimization in Pipelined Data-Path Scheduling
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1993 .01
Reconfigurable FPGA 시스템을 위한 위상기반 회로분할
대한전자공학회 학술대회
1998 .11
Reconfigurable FPGA 시스템을 위한 위상기반 회로분할 ( Topology-Based Circuit Partitioning for Reconfigurable FPGA Systems )
대한전자공학회 학술대회
1998 .11
OS Functions for a Distributed FPGA Cluster System
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
An Implementation of Video Streaming Processing on a Dynamically Self-Reconfigurable System
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
재구성 가능한 FPGA 시스템 상에 퍼지 제어기의 구현
한국지능시스템학회 논문지
1999 .12
동적 재구성 가능 DES의 설계 및 검증
정보과학회논문지 : 컴퓨팅의 실제 및 레터
2003 .10
재구성형 유연가공라인을 위한 시스템셋업 및 스케줄링 체계
한국정밀공학회 학술발표대회 논문집
2010 .05
High-Level Synthesis용 파이프라인 스케쥴링 알고리즘 ( A Pipelined Scheduling Algorithm in High-Level Synthesis )
한국통신학회 학술대회논문집
1990 .01
A Novel Reconfigurable Processor Using Dynamically Partitioned SIMD for Multimedia Applications
[ETRI] ETRI Journal
2009 .12
GPON Security를 위한 Pipelined CTR AES 구현에 관한 연구
대한전자공학회 학술대회
2007 .11
Reconfigurable Co-synthesis System Architecture
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
저전압 고속 전류형 Pipelined A/D 변환기의 설계 ( Design of A Low - Voltage and High - Speed Pipelined A/D Converter Using Current - Mode Signals )
전자공학회논문지-A
1994 .03
AN EXTENDED PIPELINED LOGIC SIMULATOR
JTC-CSCC : Joint Technical Conference on Circuits Systems, Computers and Communications
1989 .01
동적 재구성이 가능한 퍼스널 로봇 플랫폼
제어로봇시스템학회 논문지
2004 .09
Pipelined Scheduling of Functional HW/SW Modules for Platform-Based SoC Design
[ETRI] ETRI Journal
2005 .10
Development and Implementation of OS Functions for a Computer System Having FPGA Devices as Reconfigurable Resources
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
A Distributed Control Model for Pipelined Data-path Synthesis
KITE JOURNAL OF ELECTRONICS ENGINEERING
1991 .01
0