A clock and data recovery circuit (CDR) including a conventional relaxation oscillator (ROSC) is digitally modeled by using system verilog. This paper also describes the analysis of jitter characteristics in CDR systems due to the delay of the comparator in ROSC.