메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색
질문

논문 기본 정보

자료유형
학술대회자료
저자정보
Do-Hyun Kim (Seokyeong University) Kwang-Yeob Lee (Seokyeong University) Jong-Joon Park (Seokyeong University)
저널정보
한국정보통신학회 INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING 2015 INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING Vo.7 No.1
발행연도
2015.6
수록면
93 - 96 (4page)

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색
질문

초록· 키워드

오류제보하기
Recently, many studies on GP-GPU are being conducted to satisfy the requirements for enormous quantities of calculations and high processing speeds that are demanded by latest technologies in all industries. In the process of expanding the GP-GPU into multicore, the core scheduling has great effects on the performance of GP-GPU. In this paper, a Warp Scheduler is proposed for the improvement of a multi-core SIMT based GP-GPU. The proposed Warp Scheduler can simultaneously issue two warps by applying the dual-warp issue feature. Furthermore, it can simultaneously process up to four instructions because each warp can issue two instructions through superscalar issue. For scheduling algorithm, the round-robin algorithm was used. For the experimental environment, Xilinx’s VC-707 FPGA platform board was used. To measure the parallel calculation performance, the square matrix multiplication processing result of the GP-GPU using the proposed Warp Scheduler was compared with that of the multi-core CPU on various embedded platforms. The experiment results showed that the processing speed of the GPGPU using the Warp Scheduler was 6-7 times faster.

목차

Abstract
I. INTRODUCTION
II. PROPOSED WARP SCHEDULER
III. EXPERIMENT
IV. CONCLUSIONS
REFERENCES

참고문헌 (0)

참고문헌 신청

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!

이 논문의 저자 정보

최근 본 자료

전체보기

댓글(0)

0

UCI(KEPA) : I410-ECN-0101-2018-004-000970893