메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색

초록· 키워드

오류제보하기
This work proposes an integrated high frequency divider with an inductive peaking technique implemented ina current mode logic (CML) frequency divider. The proposed divider is composed with a master-slave flip-flop,and the master-slave flip-flop acts as a latch and read circuits which have the differential pair and cross-coupledn-MOSFETs. The cascode bias is applied in an inductive peaking circuit as a current source and the cascode bias isused for its high current driving capability and stable frequency response. The proposed divider is designed with0.18-μm CMOS process, and the simulation used to evaluate the divider is performed with phase-locked loop (PLL)circuit as a feedback circuit. A divide-by-two operation is properly performed at a high frequency of 20 GHz. In theoutput frequency spectrum of the PLL, a peak frequency of 2 GHz is obtained witha divide-by-eight circuit at an inputfrequency of 250 MHz. The reference spur is obtained at -64 dBc and the power consumption is 13 mW.

목차

등록된 정보가 없습니다.

참고문헌 (10)

참고문헌 신청

이 논문의 저자 정보

최근 본 자료

전체보기

댓글(0)

0