Measurement of Wall Voltage in Reset Discharge of AC PDP

Park, K.D.; Jung, Y.; Ryu, C.G.; Choi, J.H.; Kim, S.B.; Cho, T.S.; Oh, P.Y.; Jeon, S.H.; Choi, E.H.

추천

검색

자료유형: 학술대회자료

저자정보: Park, K.D. (Charged Particle Beam and Plasma Laboratory / PDP Research Center, Department of Electrophysics, Kwangwoon University) Jung, Y. (Charged Particle Beam and Plasma Laboratory / PDP Research Center, Department of Electrophysics, Kwangwoon University) Ryu, C.G. (Charged Particle Beam and Plasma Laboratory / PDP Research Center, Department of Electrophysics, Kwangwoon University) Choi, J.H. (Charged Particle Beam and Plasma Laboratory / PDP Research Center, Department of Electrophysics, Kwangwoon University) Kim, S.B. (Charged Particle Beam and Plasma Laboratory / PDP Research Center, Department of Electrophysics, Kwangwoon University) Cho, T.S. (Charged Particle Beam and Plasma Laboratory / PDP Research Center, Department of Electrophysics, Kwangwoon University) Oh, P.Y. (Charged Particle Beam and Plasma Laboratory / PDP Research Center, Department of Electrophysics, Kwangwoon University) Jeon, S.H. (Charged Particle Beam and Plasma Laboratory / PDP Research Center, Department of Electrophysics, Kwangwoon University) Choi, E.H. (Charged Particle Beam and Plasma Laborat)

저널정보: 한국정보디스플레이학회 한국정보디스플레이학회 International Meeting 한국정보디스플레이학회 2003년도 International Meeting on Information Display

발행연도: 2003.1

수록면: 722 - 725 (4page)

이용수

📌

연구주제

📖

연구배경

🔬

연구방법

🏆

연구결과

초록· 키워드

오류제보하기

In AC plasma display, it is very important to quantify the wall voltage induced by the wall charge accumulated on the dielectric surface. If we know the quantities of the wall voltage in each period of every sequence; reset period, address period and sustain period, then it helps us to design the optimal driving waveform for high efficiency plasma display. We develop a new method to measure the wall voltage with VDS (Versatile Driving Simulator) system. From this method the wall voltage induced by a wall charge profiles just after the reset discharge of every cells in plasma display panel can be investigated and analyzed successfully. It is noted that the wall voltage profiles are influenced by the space charge and then they are stabilized as time goes by. It is also noted that both the remaining wall charge at the previous sequence and space charges contribute to wall voltage quantities just after the reset discharge. It is noted that the wall charges contribute dominantly after a few hundreds microseconds, while the space charges have been decayed within 100 ${\mu}s$ just after the reset discharge.

참고문헌 (0)

참고문헌 신청

참고문헌이 DBpia에서 서비스 중이라면, [참고문헌 신청]을 통해 등록해보세요

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!