지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 발행연도
- 2024.12
- 수록면
- 2,231 - 2,238 (8page)
- DOI
- 10.5370/KIEE.2024.73.12.2231
이용수
초록· 키워드
오류제보하기
To control grid-connected inverters, grid synchronization is essential, and a Phase-Locked Loop (PLL) technique is commonly applied for this purpose. Among various PLL techniques, the Second Order Generalized Integrator (SOGI)-PLL is widely used due to its robustness against external noise. However, when the grid voltage contains a DC offset, the SOGI-PLL exhibits steady-state error, which is a limitation. To address this issue, this paper applies the Cascade SOGI (CSOGI)-PLL, which has a robust characteristic against DC offsets. Applying the CSOGI-PLL requires designing the parameters of a fourth-order transfer function and tracking the grid frequency by adjusting the resonant frequency. In this paper, a simplified design method using a second-order system for the damping coefficient of the CSOGI with a complex transfer function is proposed. A separate PLL is employed to update the resonant frequency of the CSOGI in response to rapid frequency variations, and frequency limitation and anti-windup control are applied to ensure stability during transients. To validate the effectiveness of the proposed method, simulations and experiments were conducted.
목차
Abstract
1. 서론
2. Second-Order Generalized Integrator (SOGI)
3. CSOGI 구조 및 설계
4. 안티 와인드업이 적용된 PLL
5. 시뮬레이션 및 실험 결과
4. 결론
References
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Design of a High-performance High-pass Generalized Integrator Based Single-phase PLL
JOURNAL OF POWER ELECTRONICS
2017 .09
-
Benchmarking of Small-signal Dynamics of single-phase PLLs
ICPE(ISPE)논문집
2015 .06
-
Performance Analysis of Three-Phase Phase-Locked Loops for Distorted and Unbalanced Grids
JOURNAL OF POWER ELECTRONICS
2017 .01
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회논문지
2018 .08
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회 학술대회 논문집
2017 .11
-
DC Offset을 갖는 계통연계형 단상 시스템용 PLL 설계
대한전기학회 학술대회 논문집
2024 .07
-
실시간 시뮬레이션 시스템을 이용한 PLL 설계
Proceedings of KIIT Conference
2018 .06
-
Benchmarking of Phase Locked Loop based Synchronization Techniques for Grid-Connected Inverter Systems
ICPE(ISPE)논문집
2015 .06
-
Dynamics Assessment of Grid-Synchronization Algorithms for Single-Phase Grid-Connected Converters
ICPE(ISPE)논문집
2015 .06
-
Double-PLL을 이용한 홀 센서 기반 PMSM 제어의 위치 추정 성능 개선
전력전자학회논문지
2017 .06
-
옵셋오차전압이 포함된 계통 전압에 강인한 PLL 알고리즘
전력전자학회 학술대회 논문집
2016 .07
-
Performance Evaluations of Four MAF-Based PLL Algorithms for Grid-Synchronization of Three-Phase Grid-Connected PWM Inverters and DGs
JOURNAL OF POWER ELECTRONICS
2016 .09
-
CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
Journal of Electromagnetic Engineering And Science
2017 .04
-
계통연계형 단상 태양광 인버터 PLL 분석
대한전기학회 학술대회 논문집
2019 .07
-
단상 계통연계형 인버터의 개선된 응답특성을 가지는 PLL 옵셋 오차 보상기법에 관한 연구
대한전기학회 학술대회 논문집
2016 .03
-
A Frequency-Tracking Method Based on a SOGI-PLL for Wireless Power Transfer Systems to Assure Operation in the Resonant State
JOURNAL OF POWER ELECTRONICS
2016 .05
-
A Robust PLL Technique using a Digital Lock-In Amplifier under the Non-Sinusoidal Grid Conditions
ICPE(ISPE)논문집
2019 .05
-
A Hybrid Filtering Stage Based Quasi-type-1 PLL under Distorted Grid Conditions
JOURNAL OF POWER ELECTRONICS
2017 .05
-
Study on Low-jitter and Low-power PLL Architectures for Mobile Audio Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .12
-
주파수 변동시 불평형 전압에 강인한 DSC-PLL 설계 연구
전기학회논문지
2018 .11
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-151-25-02-092309271