메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색

논문 기본 정보

자료유형
학위논문
저자정보

신명수 (경북대학교, 경북대학교 대학원)

지도교수
문병인
발행연도
2021
저작권
경북대학교 논문은 저작권에 의해 보호받습니다.

이용수5

표지
AI에게 요청하기
추천
검색

이 논문의 연구 히스토리 (2)

초록· 키워드

오류제보하기
In communication and memory systems, ECC based on BCH code is being used and studied to improve data reliability, security, and memory productivity. The addition of ECC operations during data processing leads to an increase in latency. In the future, communication and memory systems that will become faster as technology advances will require shorter latency for ECC. However, the Berlekamp-Massey Algorithm (BMA) that generates the error locator polynomial of the BCH code requires repetitive computation as much as the error correction capability. So, it has the most complex and long latency among BCH code operations. This paper presents a method of reducing the latency of BCH-based BMA and iBMA (inversionless BMA) pipelined circuits. The initial stage of BMA and iBMA can be calculated as a combination of the input syndrome. In this way, this paper proposes a method to reduce latency by omitting the first stage of BMA and iBMA.
The proposed method can reduce latency as much as the time required for one stage of BMA and iBMA. In addition, double error correction has a shorter latency than systolic iBMA, which is known to be the fastest. Through this study, it will be helpful for multiple error correction ECC to be applied to next-generation communication and memory systems.

목차

1. 서론 1
2. BCH 부호 3
2.1 부호화 6
2.2 복호화 7
2.2.1 Syndrome 생성 7
2.2.2 오류 위치 다항식 생성 8
2.2.3 오류 위치 탐색 및 정정 14
3. 제안하는 방법 15
3.1 Berlekamp-Massey algorithm 15
3.2 Inversionless Berlekamp-Massey algorithm 18
4. 실험 및 결과 21
5. 결론 26

최근 본 자료

전체보기

댓글(0)

0