메뉴 건너뛰기
.. 내서재 .. 알림
소속 기관/학교 인증
인증하면 논문, 학술자료 등을  무료로 열람할 수 있어요.
한국대학교, 누리자동차, 시립도서관 등 나의 기관을 확인해보세요
(국내 대학 90% 이상 구독 중)
로그인 회원가입 고객센터 ENG
주제분류

추천
검색
질문

논문 기본 정보

자료유형
학술대회자료
저자정보
Jin Woo Song (한양대학교) Ki-Seok Chung (한양대학교)
저널정보
대한전자공학회 ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications ITC-CSCC : 2008
발행연도
2008.7
수록면
245 - 248 (4page)

이용수

표지
📌
연구주제
📖
연구배경
🔬
연구방법
🏆
연구결과
AI에게 요청하기
추천
검색
질문

초록· 키워드

오류제보하기
It is well-known that in ASIC designs, verification is more difficult and time consuming than design itself. As the number of IPs in an SoC design increases, verifying multiple IPs together is really important to reduce time-to-market. In this paper, we propose a novel FPGA platform based verification methodology which tests multiple IPs together using a single testbench. We’ve found that commercially available FPGA platforms such as Altera Cyclone, Xilinx Spartan provide excellent environment in verifying the functionalities of mutually interactive multiple IPs. In our methodology, an FPGA device is used mainly for verification purposes. We program the soft core CPU, the bus architecture and other peripherals into the FPGA, which will execute C-based testbench and mutually interactive IPs are also programmed into the FPGA device. We implement a set of tools which consists of a communication interface and a wrapper generator which will automatically connect the bus architecture and the IP module together. Using this platform, we have verified up to 5 IPs together successfully, but we can verify more IPs together easily. Time and effort to verify complex IPs have been significantly reduced using this methodology.

목차

Abstract
1. Introduction
2. Motivation
3. Flexible Multi-IP verification platform
4. Case Study
5. Conclusion
Acknowledgements
References

참고문헌 (0)

참고문헌 신청

함께 읽어보면 좋을 논문

논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!

이 논문의 저자 정보

최근 본 자료

전체보기

댓글(0)

0

UCI(KEPA) : I410-ECN-0101-2013-569-001139132