지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2010.11
- 수록면
- 71 - 74 (4page)
이용수
초록· 키워드
오류제보하기
This paper presents two sets of our recent works towards practical high-level synthesis from large behavioral descriptions: one optimally partitions input behavioral descriptions considering the controller’s complexity of synthesized circuits, and the other enhances clock frequency of the circuits by aggressively removing MUXs inserted before registers. These works can further advance the high-level synthesis technology.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. FUNCTION-LEVEL PARTITIONING OF LARGE BEHAVIORAL DESCRIPTIONS
Ⅲ. AGGRESSIVE REGISTER UNSHARING FOR MUX REDUCTION
Ⅳ. CONCLUSIONS
ACKNOWLEDGEMENTS
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
High-Level Synthesis System for Behavioral Descriptions with Conditional Branches
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
1996 .01
-
상위기능 수준에서 테스트합성 기술의 개발
대한전자공학회 학술대회
1998 .06
-
상위기능 수준에서 테스트합성 기술의 개발 ( Development of a Test Synthesis Technique for Behavioral Descriptions on High Level Designs )
대한전자공학회 학술대회
1998 .07
-
An Efficient Synthesis Optimization Methodology in Behavioral Synthesis
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2014 .06
-
Behavioral Partitioning with Exploiting Function-Level Parallelism
대한전자공학회 ISOCC
2008 .11
-
A Pre-Synthesis Power Estimation Method for Behavioral Level VLSI Design
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2004 .07
-
Reduced Order H∞ Controller Synthesis
제어로봇시스템학회 국내학술대회 논문집
1998 .10
-
Control of Flexible Link using Mixed H2/H∞ and μ-Synthesis Method
제어로봇시스템학회 국제학술대회 논문집
2001 .10
-
A Hierarchical Design Methodology for Behavioral Synthesis and Fast Simulation
대한전자공학회 ISOCC
2007 .10
-
Interactive Behavioral Synthesis from VHDL
ICVC : International Conference on VLSI and CAD
1993 .01
-
Top-Down Design Synthesis
전자공학회지
1992 .01
-
Data Availability Scheduling for Syntheses Beyond Basic Block Scope
Journal of Electrical Engineering and Information Science
1998 .02
-
Iterative Application of Behavioral Synthesis and Floorplanning for Asynchronous Circuits with Bundled-data Implementation
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
Towards Analog Circuit Synthesis: Refinement of Behavioral Models by Means of Code Refactoring Methods
대한전자공학회 ISOCC
2005 .10
-
RECENT ADVANCES IN POLYMER SYNTHESIS
한국고분자학회 학술대회 연구논문 초록집
1987 .10
-
High-Level Asynchronous Circuit Synthesis under Resource Constraints
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2005 .07
-
A Synthesis of Level Shift Circuits Using Source Coupled Pair
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2003 .07
-
기구합성을 이용한 차단 메커니즘 설계
한국정밀공학회 학술발표대회 논문집
2010 .11
-
High-Level Synthesis용 파이프라인 스케쥴링 알고리즘 ( A Pipelined Scheduling Algorithm in High-Level Synthesis )
한국통신학회 학술대회논문집
1990 .01
-
A Parallel Algorithm For The Synthesis of Sequential Circuits
대한전자공학회 기타 간행물
1992 .01
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001488965