지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2010.11
- 수록면
- 119 - 122 (4page)
이용수
초록· 키워드
오류제보하기
Power consumption is now a major technical problem facing the CMOS circuits in deep submicron process. As process moves to finer technologies, leakage power significantly increases very rapidly due to the high transistor density, reduced voltage and oxide thickness. We first experimentally investigate existing low-power techniques and point out problems with them. We then propose a family of circuit types for low-power design centered around inserting controlling transistors between pull-up and pull down circuits as well as between pull-up circuits/pull down circuits and power/ground. We investigate the characteristics of proposed gate types in terms of ability to
reduce power consumption and their associated delay overhead. In addition, several variations of drain gating are discussed. In the end, an overall procedure for low-power circuit design is proposed by intelligently mixing various proposed circuit types for gates in the circuits based upon gate criticality analysis. Extensive SPICE simulation results were reported using 45nm, 32nm and 22nm process technologies. Significant power reduction is achieved with zero or little increase in the critical path delay of the overall circuits.
reduce power consumption and their associated delay overhead. In addition, several variations of drain gating are discussed. In the end, an overall procedure for low-power circuit design is proposed by intelligently mixing various proposed circuit types for gates in the circuits based upon gate criticality analysis. Extensive SPICE simulation results were reported using 45nm, 32nm and 22nm process technologies. Significant power reduction is achieved with zero or little increase in the critical path delay of the overall circuits.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. RELATED WORK
Ⅲ. DRAIN GATING TECHNIQUE AND ITS VARIATIONS
Ⅳ. THE PROPOSED LOWER-POWER DESIGN PROCEDURE AND EXPERIMENTAL RESULTS
Ⅴ. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Self-Power Gating Technique For Low Power Asynchronous Circuit
전기전자학회논문지
2018 .09
-
Power Gated SRAM Circuits with Data Retention Capability and High Immunity to Noise : A Comparison for Reliability in Low Leakage Sleep Mode
대한전자공학회 ISOCC
2010 .11
-
DEVICE DESIGN FOR THE LOW POWER CMOS CIRCUIT
ICVC : International Conference on VLSI and CAD
1995 .01
-
Low Power Design Methodology based on Architecture and Circuit Level Optimization
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
액정디스플레이를 위한 산화물 박막트랜지스터 기반의 패널 내장형 게이트 드라이버 설계
대한전자공학회 학술대회
2009 .11
-
Sleep transistor sizing through a path search and power gating considering delay for reducing leakage power
ICEIC : International Conference on Electronics, Informations and Communications
2010 .06
-
Memristor Based Full Adder Circuit for Better Performance
Transactions on Electrical and Electronic Materials
2019 .01
-
High Power Amplifier의 설계 ( On the High Power Circuits )
대한전자공학회 단기강좌
1994 .01
-
Power Circuit를 차단하는 여러 가지 테크닠
전기의세계
1985 .11
-
LED 구동회로의 보호회로
대한전자공학회 학술대회
2008 .06
-
SIMULATION OF POWER ELECTRONIC CIRCUITS
ICPE(ISPE)논문집
1998 .10
-
Low Power VLSI 설계를 위한 Circuit-level Power 해석 환경 개발
대한전자공학회 학술대회
1997 .07
-
An Enhancement of Circuit Simulation by a New Circuit Reduction Method
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
1997 .01
-
Power Line Noise Reduced Low Power Consumption Circuit Design Methodology For SoC
대한전자공학회 ISOCC
2004 .10
-
Standby Mode에서 Control Transistor 삽입을 이용한 CMOS Logic Circuits의 Leakage 감소기술
대한전자공학회 학술대회
2006 .11
-
A Minimal Power Scheduling Algorithm for Low Power Circuit Design
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2002 .07
-
A Novel Circuit for Characteristics Measurement of SiC Transistors
Journal of Electrical Engineering & Technology
2014 .07
-
A Gate Drive Circuit for Low Switching Losses and Snubber Energy Recovery
JOURNAL OF POWER ELECTRONICS
2009 .03
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001489088