지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2019.5
- 수록면
- 974 - 978 (5page)
이용수
초록· 키워드
오류제보하기
This paper presents a novel synchronization technique for high frequency rectifier in wireless power transfer (WPT). To overcome the drawbacks of traditional phase-locked method based on DSP controller in high frequency rectifier, a novel phase-locked loop combined with the chained trigger mode (PLL-CTM) is proposed. The reasons why the driver pulses lose have been disclosed in detail. Then, the problem of pulse losing can be solved based on PLL-CTM. Finally, a 500W WPT prototype is built to verify the validity of the proposed synchronization technique.
목차
Abstract
I. INTRODUCTION
II. THE PROPOSED SYSTEM STRUCTURE
III. ANALYSIS OF TRADITIONAL SYNCHRONIZATION METHOD
IV. THE PROPOSED PLL-CTM
V. EXPERIMENTAL VERIFICATION
VI. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Benchmarking of Phase Locked Loop based Synchronization Techniques for Grid-Connected Inverter Systems
ICPE(ISPE)논문집
2015 .06
-
A Frequency-Tracking Method Based on a SOGI-PLL for Wireless Power Transfer Systems to Assure Operation in the Resonant State
JOURNAL OF POWER ELECTRONICS
2016 .05
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회 학술대회 논문집
2017 .11
-
전력절감 기술을 이용한 향상된 기능의 0.1-11㎓ 광대역 위상동기루프 구현 및 분석
대한전자공학회 학술대회
2022 .06
-
위상 고정 루프 (Phase Locked Loop)의 모델링
대한전자공학회 학술대회
2018 .06
-
Benchmarking of Small-signal Dynamics of single-phase PLLs
ICPE(ISPE)논문집
2015 .06
-
빔포밍 어플리케이션을 위한 위상 제어 가능한 위상 동기 루프 설계
대한전자공학회 학술대회
2023 .06
-
A Method to Improve the Performance of Phase-Locked Loop (PLL) for a Single-Phase Inverter Under the Non-Sinusoidal Grid Voltage Conditions
전력전자학회논문지
2018 .08
-
능동필터를 이용한 빠른 Lock Time을 갖는 PLL
전자공학회논문지
2018 .10
-
실시간 시뮬레이션 시스템을 이용한 PLL 설계
Proceedings of KIIT Conference
2018 .06
-
Performance Analysis of Three-Phase Phase-Locked Loops for Distorted and Unbalanced Grids
JOURNAL OF POWER ELECTRONICS
2017 .01
-
A Hybrid Filtering Stage Based Quasi-type-1 PLL under Distorted Grid Conditions
JOURNAL OF POWER ELECTRONICS
2017 .05
-
CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies
Journal of Electromagnetic Engineering And Science
2017 .04
-
Dynamics Assessment of Grid-Synchronization Algorithms for Single-Phase Grid-Connected Converters
ICPE(ISPE)논문집
2015 .06
-
Type-3 PLL Based Speed Estimation Scheme for Sensorless Linear Induction Motor Drives
ICPE(ISPE)논문집
2019 .05
-
Performance Evaluations of Four MAF-Based PLL Algorithms for Grid-Synchronization of Three-Phase Grid-Connected PWM Inverters and DGs
JOURNAL OF POWER ELECTRONICS
2016 .09
-
Discrete Time Modeling of Wireless Power Transfer System Using LCC Compensation Topology
ICPE(ISPE)논문집
2019 .05
-
3상 계통 연계형 인버터의 PLL 방법
대한전기학회 학술대회 논문집
2023 .10
-
Study on Low-jitter and Low-power PLL Architectures for Mobile Audio Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .12
-
단독운전모드에서 계통 연계모드로의 끊김없는 모드전환을 위한 PLL 동기화 알고리즘
한국조명·전기설비학회 학술대회논문집
2021 .05
이 논문의 저자 정보
최근 본 자료
댓글(0)
0