지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.21 No.2
- 발행연도
- 2021.4
- 수록면
- 143 - 151 (9page)
- DOI
- 10.5573/JSTS.2021.21.2.143
이용수
초록· 키워드
오류제보하기
This paper presents an asynchronous-clocking 16-bit successive approximation register (SAR) analog-to-digital converter (ADC) suitable for high-precision sensor applications. Comparator noise and nonlinearity from capacitor mismatch, as two major performance-limiting problems of SAR ADC, are resolved by noise averaging with a residue integration and a digital-domain capacitor error calibration, respectively. The proposed ADC is implemented using 180-nm CMOS technology in an area of 0.68㎟. The calibration improves SNDR by 5.9 dB and SFDR by 14.3 dB, achieving an SNDR of 87.5 dB and an SFDR of 106.85 dB, respectively.
목차
Abstract
I. INTRODUCTION
II. CIRCUIT DESCRIPTION
III. MEASUREMENT
IV. CONCLUSIONS
REFERENCES
참고문헌 (22)
참고문헌 신청
N. Verma and A. P. Chandrakasan “An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes,” IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1196-1205, Jun., 2007.
A. Sharma, A. Polley, S. B. Lee, S. Narayanan, W. Li, T. Sculley, and S. Ramaswamy, “A Sub-60-μA multimodal smart biosensing SoC with > 80-dB SNR, 35-μA photoplethysmography signal chain,” IEEE J. Solid-State Circuits, vol. 52, no. 4, pp. 1021-1033, Apr. 2017.
P. J. A. Harpe, H. Gao, R. V. Dommele, E. Cantatore, and A.H. M. van Roermund, “A 0.20mm2 3nW signal acquisition IC for miniature sensor nodes in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 51, no. 1, pp. 240-248, Jan. 2016
Z. Zhu and Y. Liang, “A 0.6-V 38-nW 9.4-ENOB 20-KS/s SAR ADC in 0.18-μm CMOS for medical implant devices,” IEEE Trans. Circuits Syst. I Reg. Papers, vol. 62, no. 9, pp. 2167-2176, Sep. 2015.
W. Mao, Y. Li, C.-H. Heng, Y. Lian, “A lowpower 12-bit 1-kS/s SAR ADC for biomedical signal processing,” IEEE Trans. Circuits Syst. I Reg. Papers, vol. 66, no. 2, pp. 477-487, Feb. 2019.
A. Sharma, A. Polley, S. B. Lee, S. Narayanan, W. Li, T. Sculley, and S. Ramaswamy, “A Sub-60-μA multimodal smart biosensing SoC with > 80-dB SNR, 35-μA photoplethysmography signal chain,” IEEE J. Solid-State Circuits, vol. 52, no. 4, pp. 1021-1033, Apr. 2017.
P. J. A. Harpe, H. Gao, R. V. Dommele, E. Cantatore, and A.H. M. van Roermund, “A 0.20mm2 3nW signal acquisition IC for miniature sensor nodes in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 51, no. 1, pp. 240-248, Jan. 2016
Z. Zhu and Y. Liang, “A 0.6-V 38-nW 9.4-ENOB 20-KS/s SAR ADC in 0.18-μm CMOS for medical implant devices,” IEEE Trans. Circuits Syst. I Reg. Papers, vol. 62, no. 9, pp. 2167-2176, Sep. 2015.
W. Mao, Y. Li, C.-H. Heng, Y. Lian, “A lowpower 12-bit 1-kS/s SAR ADC for biomedical signal processing,” IEEE Trans. Circuits Syst. I Reg. Papers, vol. 66, no. 2, pp. 477-487, Feb. 2019.
함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Auto Zero Calibration 기법을 적용한 8-bit, 49.98dB SNDR SAR ADC 설계
대한전자공학회 학술대회
2024 .11
-
An 80 dB Second-order Noise Shaping SAR ADC using Differential Integral Capacitors and Comparator with Voltage Gain Calibration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .08
-
An 11-bit 160-MS/s Non-binary C-based SAR ADC with a Partially Monotonic Switching Scheme
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2023 .04
-
SAR ADC for a Multimode Radar Transceiver with Offset Calibration
Journal of Electromagnetic Engineering And Science
2022 .07
-
내장 필터를 갖는 15b 고해상도 혼합형 A/D 변환기
센서학회지
2017 .01
-
Design of a 12b SAR ADC for DMPPT Control in a Photovoltaic System
IEIE Transactions on Smart Processing & Computing
2015 .06
-
Foreground Digital Calibration for Split-Capacitor DAC in SAR ADC
대한전자공학회 학술대회
2022 .11
-
A 4×32-Channel Neural Recording System for Deep Brain Stimulation Systems
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2017 .02
-
Time-interleaved Noise-shaping SAR ADC based on CIFF Architecture with Redundancy Error Correction Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2021 .10
-
소자 부정합에 덜 민감한 12비트 60MS/s 0.18um CMOS Flash-SAR ADC
전자공학회논문지
2016 .07
-
Multi-Channel Audio CODEC with Channel Interference Suppression
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2015 .12
-
보정기법 없이 채널 간 오프셋 부정합을 최소화한 2x Interleaved 10비트 120MS/s 파이프라인 SAR ADC
전자공학회논문지
2015 .09
-
A 2-GS/s 6-bit Single-channel Speculative Loop-unrolled SAR ADC with Low-overhead Comparator Offset Calibration in 28-nm CMOS
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2024 .08
-
A 10-Bit Split-SAR ADC with Perturbation-based Background Digital Calibration
대한전자공학회 학술대회
2023 .06
-
초저전력 ECoG 신호 기록 아날로그 프론트-엔드 집적회로
전자공학회논문지
2020 .08
-
An Ultrasonic Echo-signal Based Digital Background Calibration for Pipelined SAR ADC
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2019 .12
-
A 12-bit 40 MS/s SAR ADC with Digital Foreground Self-calibration for Capacitor Mismatches
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2020 .02
-
A 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2018 .04
-
A 6 bits 10 MS/s Asynchronous Loop-Unrolled SAR ADC
대한전자공학회 학술대회
2024 .06
이 논문의 저자 정보
이 논문과 함께 이용한 논문
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2021-569-001651303