지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.22 No.1
- 발행연도
- 2022.2
- 수록면
- 30 - 46 (17page)
- DOI
- 10.5573/JSTS.2022.22.1.30
이용수
초록· 키워드
오류제보하기
The motivation for driving semiconductor devices can be found in the development of advanced computers which can contribute to the betterment in our daily lives. The contribution has been largely made by semiconductor logic devices traveling the pavements identified as technology nodes for device shrinkage that enables high-speed and low-power operations. Lighter and faster processors are the everlasting goals in electronics and computer science, and have been concerned with logic technologies. However, the vast amount of data that should be dealt are consistently requiring an innovative way out of the conventional serial data communication and processing. Data need to be processed in a shorter time but the irreducibilities in logic switching time, data propagation time in metallic interconnection accompanying RC delay, and the time amount spent in the serial communication between logic and memory units should be quenched. It is quite hard to control the former two factors which are largely determined by physical limits and fabrication technology ones in recent days but the latter still has room for reduction by novel devices and architectures specifically designed for maximizing the parallelism in data processing and communication. The semiconductor memories let aside the advancements in processor technologies now is being moved to the center of renovation toward the future computers in the ultimate architecture. In this review, the roles and requirements of semiconductor memories for memory-oriented processors are investigated in the highlights of applications in the neuromorphic system and processing-in-memory (PIM) architectures.
목차
Abstract
I. INTRODUCTION
II. VOLATILE MEMORY CELLS FOR NEUROMORPHIC APPLICATIONS
III. NONVOLATILE MEMORY CELLS FOR NEUROMORPHIC APPLICATIONS
IV. PROCESSING-IN-MEMORY (PIM)
V. MEMORY DEVICES FOR PIM CELLS
VI. CONCLUSION
REFERENCES
참고문헌 (57)
참고문헌 신청
K. Asanovic, R. Bodik, J. Demmel, T. Keaveny, K. Keutzer, J. Kubiatowicz, N. Morgan, D. Patterson, K. Sen, J. Wawrzynek, D. Wessel, and K. Yelick, “A view of the parallel computing landscape,” Commun. ACM, vol. 52, no. 10, pp. 56-67, Oct. 2009.
V. Kindratenko and P. Trancoso, “Trends in High-Performance Computing,” Comput. Sci. Eng., vol. 13, no. 3, pp. 92-95, May-Jun. 2011.
K. P. Birman, “The process group approach to reliable distributed computing,” Commun. ACM, vol. 36, no. 12, pp. 37-54, Dec. 1993.
I. Foster, Y. Zhao, I. Raicu, and S. Lu, “Cloud Computing and Grid Computing 360-Degree Compared,” Proc. 2008 Grid Computing Environments Workshop (GCE), Austin, TX, USA, 12-16, Nov. 2007. DOI: 10.1109/GCE.2008. 4738445.
J. Loeffler, “AMD Zen 4 Epyc CPU could be an epic 128-core, 256-thread monster,” Techradar, Jun. 15, 2021, online available at https://www.techradar.com/news/amd-zen-4-epyc-cpu-could-be-an-epic-128-core-256-thread-monster.
V. Kindratenko and P. Trancoso, “Trends in High-Performance Computing,” Comput. Sci. Eng., vol. 13, no. 3, pp. 92-95, May-Jun. 2011.
K. P. Birman, “The process group approach to reliable distributed computing,” Commun. ACM, vol. 36, no. 12, pp. 37-54, Dec. 1993.
I. Foster, Y. Zhao, I. Raicu, and S. Lu, “Cloud Computing and Grid Computing 360-Degree Compared,” Proc. 2008 Grid Computing Environments Workshop (GCE), Austin, TX, USA, 12-16, Nov. 2007. DOI: 10.1109/GCE.2008. 4738445.
J. Loeffler, “AMD Zen 4 Epyc CPU could be an epic 128-core, 256-thread monster,” Techradar, Jun. 15, 2021, online available at https://www.techradar.com/news/amd-zen-4-epyc-cpu-could-be-an-epic-128-core-256-thread-monster.
함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Charge Trap Flash structure with Feedback Field Effect Transistor for Processing in Memory
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2023 .10
-
In-depth Survey of Processing-in-memory Architectures for Deep Neural Networks
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2023 .10
-
Processing-in-Memory을 활용한 스트링 탐색 애플리케이션 가속 기법
대한전자공학회 학술대회
2020 .08
-
증강 현실 응용을 위한 High Bandwidth Memory 기반 Processor In Memory 아키텍처
대한전자공학회 학술대회
2018 .06
-
Technology of the next generation low power memory system
International journal of internet, broadcasting and communication : IJIBC
2018 .01
-
Huge page를 활용한 Processing-in-Memory용 메모리 관리 라이브러리
대한전자공학회 학술대회
2022 .06
-
Dynamic Memory Access Control for Accelerating FPGA-based Image Processing
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2021 .02
-
메모리 접근 패턴 분석을 통한 PIM에 적합한 딥러닝 워크로드 구별 방법
대한전자공학회 학술대회
2021 .06
-
FPGA를 이용한 메모리 컨트롤러 검증 플랫폼 구축
대한전자공학회 학술대회
2021 .06
-
인공지능 반도체 메모리 기술 동향
[ETRI] 전자통신동향분석
2024 .10
-
광 시냅스 및 뉴로모픽 소자 기술
전기전자재료학회논문지
2022 .05
-
CPU Interconnects의 진화
대한전자공학회 학술대회
2021 .11
-
Processing-in-Memory를 위한 코드 생성 및 데이터 레이아웃 변형 기법
한국정보과학회 학술발표논문집
2022 .06
-
Logic Operation Implementation Method with Single-Level Cell NAND Flash
IDEC Journal of Integrated Circuits and Systems
2024 .01
-
PIM 멀티 워크로드 실행을 위한 메모리 관리 기법
대한전자공학회 학술대회
2024 .06
-
Effective Methods of Neural Network Pruning in Processing-In-Memory Architecture
제어로봇시스템학회 국제학술대회 논문집
2024 .10
-
Processor Memory Storage 통합 구조의 하드웨어 검증 환경 구현
대한전자공학회 학술대회
2020 .08
-
메모리 확장기술 동향
대한전자공학회 학술대회
2021 .11
-
Processing-in-Memory 연산을 위한 메모리 커맨드 생성 Hardware
한국정보과학회 학술발표논문집
2023 .06
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2022-569-001061758