지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
이용수15
1. INTRODUCTION 12. BACKGROUND 22.1 Methods for graphene synthesis 22.1.1 Mechanical exfoliation of graphite 32.1.2 Reduction of graphene oxide sheets 32.1.3 Graphitization of silicon carbide 32.1.4 Chemical vapor deposition using transition metal substrates 42.2 Probing graphene grain boundaries 52.2.1 Spectroscopic Raman mapping 52.2.2 UV/ozone treatment and optical microscopy 52.3 Degradation of electrical properties at graphene grain boundaries 62.3.1 Studies of individual graphene grain boundary 62.3.2 One dimensionally approximated model 63. SIMULATION OF ELECTRICAL RESISTANCE OF POLYCRYSTALLINE GRAPHENE 83.1 Generation of polycrystalline structure for simulation 83.2 Parallel calculation of electrical resistance of polycrystalline graphene . 104. FABRICATION OF GRAPHENE FIELD EFFECT TRANSISTOR 124.1 Copper foil flattening by electropolish treatment 124.2 Graphene growth by chemical vapor deposition 144.3 Transfer of graphene layer on SiO2/Si substrate 164.4 Graphene FET fabrication 175. RESULTS AND DISCUSSION 195.1 Effect of electropolish treatment on the grain size of graphene 195.1.1 Surface profiles of copper foils 195.1.2 Evaluation of the graphene grain size 225.2 Effect of graphene grain size on the sheet resistance 245.2.1 Simulation results 245.2.2 Practical measurement results 245.3 Simultaneous evaluation of average grain size, grain sheet resistance and grain boundary resistivity of polycrystalline graphene 275.3.1 Method for evaluation 275.3.2 Parameter extraction from results of simulation and measurement 326. CONCLUSION 357. REFERENCE 36
0