지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.25 No.2
- 발행연도
- 2025.4
- 수록면
- 123 - 127 (5page)
- DOI
- 10.5573/JSTS.2025.25.2.123
이용수
초록· 키워드
오류제보하기
In this paper, we present the hardware implementation and performance analysis of the digital equivalent of an integrate-and-fire (I&F) neuron model using the field-programmable gate array (FPGA) technology. Inspired by the human brain, the I&F neuron model is crucial for achieving energy-efficient neuromorphic systems. The digital implementation was performed on a Zynq multiprocessor system-on-chip (MPSoC) FPGA using the Xilinx Vivado Design Suite, replacing analog components with their digital counterparts. Simulation and implementation results demonstrated the ability of the model to accurately replicate the spiking behaviors of biological neurons while utilizing minimal FPGA resources. Specifically, the design used only 0.01% of the available lookup tables and flip-flops, ensuring a compact and efficient implementation. The total on-chip power consumption was measured to be 0.71 W, with a junction temperature of 25.7℃. These results validate the functionality and performance of the digital I&F neuron model and highlight its potential for integration into fully CMOS-based spiking neural networks. The compact design of the model, combined with low power consumption, makes it a promising candidate for scaling into larger and more complex neuromorphic computing systems.
목차
Abstract
I. INTRODUCTION
II. DESIGN OF DIGITAL NEURON CIRCUIT
III. RESULTS AND DISCUSSION
IV. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Review of Analog Neuron Devices for Hardware-based Spiking Neural Networks
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .04
-
Hardware Implementation of the Simplified Digital Spiking Neural Network on FPGA
IEIE Transactions on Smart Processing & Computing
2019 .10
-
스파이킹 신경망 추론 효율성과 안정성 향상을 위한 불응기를 갖는 IF 뉴런 활용
대한전자공학회 학술대회
2024 .06
-
저 전력 동작을 위한 뉴런 모방 회로의 파라미터 최적화
대한전자공학회 학술대회
2016 .06
-
Integration of Neuronal Excitatory and Inhibitory Functions in a Neuron Circuit Using Positive Feedback Field Effect Transistor
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2025 .04
-
Dependency of Spiking Behaviors of an Integrate-and-fire Neuron Circuit on Shunt Capacitor
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2023 .06
-
Analysis of energy consumption of integrate-and-fire neuron circuit
대한전자공학회 학술대회
2022 .06
-
Neuron-Aware Training for IF neurons with non-linearity in Spiking Neural Networks
대한전자공학회 학술대회
2022 .06
-
FPGA Implementation for Fast Neuromorphic Computing Architecture
대한전자공학회 학술대회
2019 .06
-
스파이킹 뉴럴 네트워크에서 스파이크 비율 의존 가소성과 하이브리드 방법을 사용한 신경모사 컴퓨팅
대한전자공학회 학술대회
2021 .06
-
Volatile Memristor-Based Artificial Spiking Neurons for Bioinspired Computing
전기전자재료학회논문지
2022 .07
-
Design of a Neural Chip for Classifying Iris Flowers based on CMOS Analog Neurons
센서학회지
2019 .01
-
Neuron Circuits for SNN Neuromorphic Systems Encoded by Time-To-First-Spike
대한전자공학회 학술대회
2021 .11
-
심층 신경망 압축을 위한 중복뉴런 제거 기법
대한전자공학회 학술대회
2017 .11
-
“클라우드 시대의 프로그래밍언어” 특집을 내면서
정보과학회지
2020 .03
-
“뉴로모픽 컴퓨팅”특집을 내면서
정보과학회지
2020 .02
-
System-Level Time Domain Simulation of Hardware-Based Spiking Neural Network Using Gated Schottky Diodes and Integrate and Fire Circuits
대한전자공학회 학술대회
2020 .08
-
Classification using a Spiking Neural Network: A Review
IEIE Transactions on Smart Processing & Computing
2023 .02
-
Implementation of Neuromorphic System with Si-based Floating-body Synaptic Transistors
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2017 .04
-
활성화 함수를 시간적으로 근사하기 위한 스파이킹 뉴런 모델의 노이즈 주입에 따른 학습 성능 분석
대한전자공학회 학술대회
2024 .06
이 논문의 저자 정보
최근 본 자료
댓글(0)
0