지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.20 No.4
- 발행연도
- 2020.8
- 수록면
- 320 - 325 (6page)
- DOI
- 10.5573/JSTS.2020.20.4.320
이용수
초록· 키워드
오류제보하기
This paper presents a circuit implementation of White Rabbit (WR) protocol over 1000BASE-T technology. It synchronizes the clocks of the master and slave devices with the accuracy less than 100 ps (peak-to-peak clock skew). The proposed implementation provides a cost-effective solution for distributed and synchronized applications in the future since it works on gigabit Ethernet using copper media without any extra hardware resources. To achieve the high accuracy, a clock synthesis circuit using a mixed-mode clock manager (MMCM) inside a commercial FPGA and a frequency transfer strategy based on Synchronous Ethernet (SyncE) have been implemented. Measurement results show that the WR slave maintains the shared timing with the clock skew between -50.27 ps and 47.83 ps for 12 days over a simple test network.
목차
Abstract
I. INTRODUCTION
II. ARCHITECTURE OF THE PROPOSED 1000BASE-T WHITE RABBIT CIRCUIT
III. CLOCK SYNTHESIZER BASED ON MIXEDMODE CLOCK MANAGER
IV. FREQUENCY TRANSFER USING SYNCHRONOUS ETHERNET TECHNOLOGY
V. MEASUREMENT RESULTS
VI. CONCLUSIONS
REFERENCES
참고문헌 (13)
참고문헌 신청
IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems, IEEE Std. 1588-2008, 2008.
P. Moreira, et al., “White rabbit: Sub-nanosecond timing distribution over Ethernet,” Precision Clock Synchronization for Measurement, Control, and Communication, 2009, ISPCS 2009, 3rd IEEE International Sym. on, 12-16, pp. 1-5, Oct., 2009.
M. Jimenez-Lopez, et al., “A Fully Programmable White-Rabbit Node for the SKA Telescope PPS Distribution System,” Instrumentation and Measurement, IEEE Trans. on, vol. 68, no. 2, pp. 632-641, Feb., 2019.
F. Ramos, J. Gutierrez-Rivas, J. Lopez-Jimenez, B. Caracuel, and J. Diaz, “Accurate Timing Networks for Dependable Smart Grid Applications,” Industrial Informatics, IEEE Transactions on, vol. 14, no. 5, pp. 2076-2084, May, 2018.
C. de la Morena, et al., “Fully Digital and White Rabbit-Synchronized Low-Level RF System for LIPAc,” Nuclear Science, IEEE Trans. on, vol. 65, no. 1, pp. 514-522, Jan., 2018.
P. Moreira, et al., “White rabbit: Sub-nanosecond timing distribution over Ethernet,” Precision Clock Synchronization for Measurement, Control, and Communication, 2009, ISPCS 2009, 3rd IEEE International Sym. on, 12-16, pp. 1-5, Oct., 2009.
M. Jimenez-Lopez, et al., “A Fully Programmable White-Rabbit Node for the SKA Telescope PPS Distribution System,” Instrumentation and Measurement, IEEE Trans. on, vol. 68, no. 2, pp. 632-641, Feb., 2019.
F. Ramos, J. Gutierrez-Rivas, J. Lopez-Jimenez, B. Caracuel, and J. Diaz, “Accurate Timing Networks for Dependable Smart Grid Applications,” Industrial Informatics, IEEE Transactions on, vol. 14, no. 5, pp. 2076-2084, May, 2018.
C. de la Morena, et al., “Fully Digital and White Rabbit-Synchronized Low-Level RF System for LIPAc,” Nuclear Science, IEEE Trans. on, vol. 65, no. 1, pp. 514-522, Jan., 2018.
함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
안전한 MCU 클럭 보호를 위한 온칩 클럭 검사기 기반 자동화된 글리치 프리 백업 클럭 변환 기법
대한전자공학회 학술대회
2015 .06
-
스파인 구조를 갖는 클락 분배 네트워크의 특성 분석
대한전자공학회 학술대회
2015 .11
-
CDR을 사용한 FPGA 기반 분산 임베디드 시스템의 클록 동기화 구현
대한임베디드공학회논문지
2017 .08
-
Low Latency Synchronization Scheme Using Prediction and Avoidance of Synchronization Failure in Heterochronous Clock Domains
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2015 .04
-
BTI Tolerant Clock Tree Synthesis using LP-based Supply Voltage Alignment
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2024 .10
-
Post-Silicon Tuning Based on Flexible Flip-Flop Timing
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2016 .02
-
시간교차 방식 스위칭 샘플러를 위한 4위상 비겹침 클락 생성기의 구현
대한전자공학회 학술대회
2021 .06
-
연쇄적 클록 비교를 통한광대역 다중위상 클록 생성기 연구
대한전자공학회 학술대회
2024 .11
-
Forwarded-clock 수신기를 위한 Analog Front-end 설계
대한전자공학회 학술대회
2015 .06
-
플래시 메모리 기반의 데이터베이스 시스템을 위한 BS-CLOCK 버퍼 교체 알고리즘
한국정보기술학회논문지
2016 .04
-
Method of Clock Noise Generation Corresponding to Clock Specification
Journal of Positioning, Navigation, and Timing
2016 .01
-
Random Forest-based Thermal Effect Prediction for Clock Tree Synthesis in 3D-IC
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2023 .06
-
LC 공진 클럭 네트워크에서의 멀티 코너 분석
대한전자공학회 학술대회
2015 .11
-
LECTOR Based Clock Gating for Low Power Multi-Stage Flip Flop Applications
대한전자공학회 학술대회
2017 .01
-
가변 Reference Clock 을 사용하는 모바일 인터페이스 프로토콜 분석 기법
한국통신학회 학술대회논문집
2016 .01
-
An Area-Efficient Multi-Phase Fractional-Ratio Clock Frequency Multiplier
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2016 .02
-
A Wide-Range Duty-Independent All-Digital Quadrature-Phase Clock Generator
IDEC Journal of Integrated Circuits and Systems
2017 .10
-
A 23.52μW / 0.7V Multi-stage Flip-flop Architecture Steered by a LECTOR-based Gated Clock
IEIE Transactions on Smart Processing & Computing
2017 .06
-
Integrating Real-Time Clock Synchronization with Kalman Filters to Improve Battery SOC Accuracy
전력전자학회 학술대회 논문집
2024 .07
-
기준 클락 없이 동작하는 순수 디지털 클럭 및 데이터 복원 회로 설계
대한전자공학회 학술대회
2023 .06
이 논문의 저자 정보
최근 본 자료
댓글(0)
0