지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE JOUNAL OF SEMICONDUCTOR THCHNOLOGY AND SCIENCE Vol.4 No.4
- 발행연도
- 2004.12
- 수록면
- 263 - 268 (6page)
이용수
이 논문의 연구 히스토리 (2)
- 이 논문의 후속연구가 궁금하신가요?
- 연관 학술논문 또는 학술발표를 통해 보다 발전된 연구결과를 확인하실 수 있습니다.
- 이 논문의 연구 히스토리 확인하기
초록· 키워드
오류제보하기
In this paper, we motivate the post-mask performance enhancement technique combined with the Multi-Threshold Voltage CMOS (MTCMOS) leakage current suppression technology, and integrate the new design issues related to the MTCMOS technology into the ASIC design methodology. The issues include short-circuit current and sneak leakage current prevention. Towards validating the proposed techniques, a Personal Digital Assistant (PDA) processor has been implemented using the methodology, and a O.18um process. The fabricated PDA processor operates at 333MHz which has been improved about 23% at no additional cost of redesign and masks, and consumes about 2uW of standby mode leakage power which could have been three orders of magnitude larger if the MTCMOS technology was not applied.
목차
Abstract
Ⅰ. MOTIVATION
Ⅱ. MTCMOS DESIGN ISSUES
Ⅲ. EXPERIMENTAL RESULTS
Ⅳ. CONCLUSIONS
ACKNOWLEDGEMENT
REFERENCES
저자소개
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
고성능 저전력 모바일 컴퓨팅 제품을 위한 MTCMOS ASIC 설계 방식
전자공학회논문지-SD
2005 .02
-
MTCMOS Post-Mask Performance Enhancement
대한전자공학회 ISOCC
2004 .10
-
Design and Analysis of On-chip Leakage Monitor using an MTCMOS circuit
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
0.5V동작 MTCMOS / SIMOX회로 ( A 0.5 V MTCMOS / SIMOX Circuit with 200 ps Logic Gate )
대한전자공학회 워크샵
1996 .01
-
Power-Switch Clustering Method for Static Timing Analysis
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
Analysis on MTCMOS Circuit based on Lumped RC Model for Virtual Ground Line
대한전자공학회 ISOCC
2005 .10
-
How Forward Body Bias Helps to Reduce Ground Bouncing Noise and Silicon Area in MTCMOS Circuits : Divulging the Basic Mechanism
대한전자공학회 ISOCC
2010 .11
-
Clock-free MTCMOS Flip-flops with High Speed and Low Power
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2004 .07
-
Optimum Supply Voltage and Sleep Transistor Sizing for Energy Minimization in Latency-Constrained MTCMOS Circuits
대한전자공학회 ISOCC
2006 .10
-
Sleep Transistor Forward Body Bias : an Extra Knob to Lower Ground Bouncing Noise in MTCMOS Circuits
대한전자공학회 ISOCC
2009 .11
-
Effectiveness of Power Gating for a Superscalar processor
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2009 .07
-
Multi-Phase Sleep Signal Modulation for Mode Transition Noise Mitigation in MTCMOS Circuits
대한전자공학회 ISOCC
2012 .11
-
극저 누설전류를 가지는 1.2V 모바일 DRAM
대한전자공학회 학술대회
2007 .07
-
극저 누설전류를 가지는 1.2V 모바일 DRAM
대한전자공학회 학술대회
2007 .07
-
130㎚ 이하의 초미세 공정을 위한 저전력 32비트×32비트 곱셈기 설계
전자공학회논문지-SD
2006 .06
-
Efficient Masked Implementation for SEED Based on Combined Masking
[ETRI] ETRI Journal
2011 .04
-
6 Mask LTPS CMOS Technology for AMLCD Application
한국정보디스플레이학회 International Meeting
2007 .01
-
Development of a Design Process for an Oxygen Mask based on 3D Face Scanning
대한인간공학회 학술대회논문집
2011 .05
-
Development of a Design Process for an Oxygen Mask based on 3D Face Scanning
대한인간공학회 학술대회논문집
2011 .05
-
A Strategy of Contrast Enhancement Considering Acoustic Masking Effect
한국재활복지공학회 학술대회 논문집
2007 .10
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2009-569-014416738