지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술대회자료
- 저자정보
- 발행연도
- 2009.11
- 수록면
- 216 - 219 (4page)
이용수
이 논문의 연구 히스토리 (2)
- 이 논문의 후속연구가 궁금하신가요?
- 연관 학술논문 또는 학술발표를 통해 보다 발전된 연구결과를 확인하실 수 있습니다.
- 이 논문의 연구 히스토리 확인하기
초록· 키워드
오류제보하기
A new forward body bias technique is proposed in this paper to minimize the ground bouncing noise with smaller sleep transistors in MTCMOS circuits. The new forward body bias technique lowers the peak ground bouncing noise by up to 15.43% while reducing the size of the additional sleep transistors by up to 52.38% as compared to the previously published noiseaware MTCMOS techniques with standard zero-body-biased sleep transistors in a 90nm CMOS technology. The design tradeoffs between the ground bouncing noise and the leakage power consumption in body-biased MTCMOS circuits are evaluated.
목차
Abstract
I. INTRODUCTION
II. TRI-MODE MTCMOS TECHNIQUE
III. FORWARD BODY BIASED PARKER
IV. CHARACTERIZATION OF NOISE-AWARE MTCMOS TECHNIQUES
V. CONCLUSIONS
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
How Forward Body Bias Helps to Reduce Ground Bouncing Noise and Silicon Area in MTCMOS Circuits : Divulging the Basic Mechanism
대한전자공학회 ISOCC
2010 .11
-
Optimum Supply Voltage and Sleep Transistor Sizing for Energy Minimization in Latency-Constrained MTCMOS Circuits
대한전자공학회 ISOCC
2006 .10
-
Multi-Phase Sleep Signal Modulation for Mode Transition Noise Mitigation in MTCMOS Circuits
대한전자공학회 ISOCC
2012 .11
-
Design and Analysis of On-chip Leakage Monitor using an MTCMOS circuit
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
고성능 저전력 모바일 컴퓨팅 제품을 위한 MTCMOS ASIC 설계 방식
전자공학회논문지-SD
2005 .02
-
MTCMOS Post-Mask Performance Enhancement
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2004 .12
-
Power-Switch Clustering Method for Static Timing Analysis
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2008 .07
-
Analysis on MTCMOS Circuit based on Lumped RC Model for Virtual Ground Line
대한전자공학회 ISOCC
2005 .10
-
Power-Gating Structure with Virtual Power-Rail Monitoring Mechanism
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2008 .06
-
MTCMOS Post-Mask Performance Enhancement
대한전자공학회 ISOCC
2004 .10
-
0.5V동작 MTCMOS / SIMOX회로 ( A 0.5 V MTCMOS / SIMOX Circuit with 200 ps Logic Gate )
대한전자공학회 워크샵
1996 .01
-
Bias Stress Effects in polymer Thin-Film Transistors
한국고분자학회 학술대회 연구논문 초록집
2010 .04
-
Sleep transistor sizing through a path search and power gating considering delay for reducing leakage power
ICEIC : International Conference on Electronics, Informations and Communications
2010 .06
-
An Improved Ground Bounce-Free Output Buffer
Journal of Electrical Engineering and information Science
1999 .02
-
A Novel Leakage Power Reduction Technique for CMOS Circuit Design
대한전자공학회 ISOCC
2010 .11
-
Clock-free MTCMOS Flip-flops with High Speed and Low Power
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2004 .07
-
개선된 소프트 스위칭 Two-transistor forward converter
전력전자학회 학술대회 논문집
2000 .07
-
Bias-Stress-Induced Charge Trapping in Organic Transistors
한국고분자학회 학술대회 연구논문 초록집
2012 .10
-
동기정류기를 이용한 Two Transistor Forward 컨버터에 관한 연구
대한전기학회 학술대회 논문집
2003 .07
-
A Design of an Optimal Mixture Circuit Using Neuron MOS Transistor and CMOS Transistor
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2003 .07
이 논문의 저자 정보
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-ECN-0101-2013-569-001482645