지원사업
학술연구/단체지원/교육 등 연구자 활동을 지속하도록 DBpia가 지원하고 있어요.
커뮤니티
연구자들이 자신의 연구와 전문성을 널리 알리고, 새로운 협력의 기회를 만들 수 있는 네트워킹 공간이에요.
논문 기본 정보
- 자료유형
- 학술저널
- 저자정보
- 저널정보
- 대한전자공학회 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE Journal of Semiconductor Technology and Science Vol.25 No.1
- 발행연도
- 2025.2
- 수록면
- 30 - 40 (11page)
- DOI
- 10.5573/JSTS.2025.25.1.30
이용수
초록· 키워드
오류제보하기
In this paper, to improve the performance of L-shaped gate heterojunction tunneling field-effect transistor (LG-HJ-TFET), an L-shaped gate negative capacitance Si/Ge heterojunction TFET with channel doping (NCHJCD-LTFET) was proposed, whose electrical characteristics were investigated through technology computer-aided design simulations in Sentaurus. The NCHJ-CD-LTFET has doping (n<sup>+</sup>-doping for an n-type TFET) in the corner region of the channel, which plays an important role in modulating the energy bands that reduce the bandgap between the source and channel in the doping area. Thus, compared with the LG-HJ-TFET, the band-to-band tunneling of NCHJ-CD-LTFET occurs at a lower gate voltage (V<sub>GS</sub>), and the threshold voltage (V<sub>TH</sub>) is significantly reduced from 0.221 to 0.181 V. In addition, a ferroelectric layer was deposited above the horizontal gate dielectric to further improve the electrical characteristics owing to the negative-capacitance effects.With comprehensive adjustment the doping concentration of the channel corner region (N<sub>CH,CO</sub>) and the thickness of the ferroelectric layer (T<sub>FE</sub>), the NCHJ-CD-LTFET had a low V<sub>TH</sub> of 0.145 V, a high on-state current (I<sub>ON</sub>) of 27.5 μA/μm, a high switching current ratio (I<sub>ON</sub>/I<sub>OFF</sub>) of 2.1×10<sup>8</sup> and a steep average subthreshold slope (SS<sub>AVE</sub>) of 24.92 mV/decade.
목차
Abstract
Ⅰ. INTRODUCTION
Ⅱ. STRUCTURE AND MECHANISM OF THE NCHJ-CD-LTFET
Ⅲ. RESULT AND DISCUSSION
Ⅳ. FERROELECTRIC LAYER AND PARAMETER OPTIMIZATION
Ⅴ. CONCLUSION
REFERENCES
참고문헌 (0)
참고문헌 신청함께 읽어보면 좋을 논문
논문 유사도에 따라 DBpia 가 추천하는 논문입니다. 함께 보면 좋을 연관 논문을 확인해보세요!
-
Compact Capacitance Model of L-Shaped Tunneling Field-effect Transistors
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2021 .02
-
Capacitance model of Single-Gate Tunneling Field-Effect Transistors for Circuit Simulation
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2017 .06
-
터널링 전계효과 트랜지스터 4종류 특성 비교
한국정보통신학회논문지
2017 .05
-
A Vertical Gate-Source Overlapped TFET (Tunneling Field effect Transistor) for Ultra Low Power Application
ITC-CSCC :International Technical Conference on Circuits Systems, Computers and Communications
2015 .06
-
One-Dimensional Analytical Model of L-Shaped Tunnel Field-Effect Transistor
INTERNATIONAL CONFERENCE ON FUTURE INFORMATION & COMMUNICATION ENGINEERING
2019 .06
-
Triple-gate Tunnel FETs Encapsulated with an Epitaxial Layer for High Current Drivability
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2017 .04
-
Investigation of Feasibility of Tunneling Field Effect Transistor (TFET) as Highly Sensitive and Multi-sensing Biosensors
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2017 .02
-
Si, Ge과 Si-Ge Hetero 터널 트랜지스터의 라인 터널링과 포인트 터널링에 대한 연구
한국정보통신학회논문지
2017 .05
-
Compact Current Model of Single-Gate/Double-Gate Tunneling Field-Effect Transistors
Journal of Electrical Engineering & Technology
2017 .09
-
시뮬레이션을 통한 TFET 소자에서의 Source-to-Gate Underlap/Overlap 길이에 따른 특성 변화 연구
대한전자공학회 학술대회
2016 .11
-
바이오 센서 적용을 위한 수직형 이중게이트 InGaAs TFET의 게이트 열화 현상 분석
센서학회지
2022 .01
-
Investigation of Junction-less Tunneling Field Effect Transistor (JL-TFET) with Floating Gate
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2017 .02
-
Doping-less Tunnel Field-effect Transistor with a Gate Insulator Stack to Adjust Tunnel Barrier
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2022 .04
-
Effects of Pillar Conditions on DC/AC Characteristics of Tunnel Field-effect Transistor with Vertical Structures
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2021 .08
-
Study on the Influence of Drain Voltage on Work Function Variation Characteristics in Tunnel Field-effect Transistor
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE
2020 .12
-
시뮬레이션을 통한 Double Gate Tunneling Field Effect Transistor의 최적화 연구
대한전자공학회 학술대회
2016 .06
-
개선된 성능을 위해 포켓이 추가된 Hetero-gate TFET 구조
대한전자공학회 학술대회
2023 .06
-
General SPICE Modeling Procedure for Double-Gate Tunnel Field-Effect Transistors
Journal of information and communication convergence engineering
2016 .06
-
Characteristics and optimization of reverse structured two source region tunnel TFET
대한전자공학회 학술대회
2019 .06
-
동종 접합 InGaAs 수직형 Fin TFET의 온도 의존 DC 특성에 대한 연구
센서학회지
2020 .01
이 논문의 저자 정보
이 논문과 함께 이용한 논문
최근 본 자료
댓글(0)
0
UCI(KEPA) : I410-151-25-02-092293812